I hereby correspondence is being deposited on August 3, 2001 with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, Washington, D.C. 20231

Technology Center 2600

usuna S. Townsend

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of

Group Art Unit: 2634

Ronald M. Hickling

Examiner: Young T. Tse

Title: Direct Conversion Delta-Sigma

Receiver

Serial No.: 09/241,994

Filed: February 2, 1999

Commissioner for Patents Washington, D.C. 20231

RESPONSE TO OFFICE ACTION DATED JULY 16, 2001

Sir:

In response to the Office Action dated July 16, 2001, please amend the above-identified application as follows:

In the specification please rewrite the following paragraphs as indicated below:

Pages 2, lines 19 - 25:

The output from the amplifier 26 is input into a sample and hold circuit 28. The sample and hold circuit 28 is clocked by a first clock having a frequency f₁. The output of the sample and hold circuit 28 comprises a series of copies of the modulated signal centered about multiples of the clock frequency f₁. The output of the sample and hold circuit 28 is coupled to an oversampling delta-sigma converter 30. The delta-sigma converter 30 receives a second clock having a frequency, f2, which is an integer multiple of the frequency f1. In this way, the deltasigma converter loop 30 oversamples the output signal provided by the sample and hold circuit 28; thus, after decimation filtering providing a quantized representation of the modulated signal.